Microprocessor & Interfacing Lecture 18 Arithmetic Instructions

PARUL BANSAL
ASST PROFESSOR
ECS DEPARTMENT
DRONACHARYA COLLEGE OF ENGINEERING

Contents

- Introduction
- Arithmetic Instructions
- Examples

Introduction

• Arithmetic instruction is used for arithmetic operation such as addition subtraction multiplication and division operation. It is widely used instruction of any microprocessor and with out this instruction every microprocessor is useless.


Arithmetic Instructions

- The arithmetic instructions include
 - Addition Subtraction Multiplication Division
- Data formats
 - Unsigned binary bytes
 - Signed binary bytes
 - Unsigned binary words
 - Signed binary words
 - Unpacked decimal bytes
 - Packed decimal bytes
 - ASCII numbers


Addition				
ADD	Add byte or word			
ADC	Add byte or word with carry			
INC	Increment byte or word by 1			
AAA	ASCII adjust for addition			
DAA	Decimal adjust for addition			
	Subtraction			
SUB	Subtract byte or word			
SBB	Subtract byte or word with			
	borrow			
DEC	Decrement byte or word by 1			
NEG	Negate byte or word			
AAS	ASCII adjust for subtraction			
DAS	Decimal adjust for subtraction			
Multiplication				
MUL	Multiply byte or word unsigned			
IMUL	Integer multiply byte or word			
AAM	ASCII adjust for multiply			
Division				
DIV	Divide byte or word unsigned			
IDIV	Integer divide byte or word			
AAD	ASCII adjust for division			
CBW	Convert byte to word			
CWD	Convert word to doubleword			

Addition Instructions: ADD, ADC, INC, AAA, DAA

Mnemonic	Meaning	Format	Operation	Flags Affected
ADD	Addition	ADD D, S	(S) + (D) → (D) Carry → (CF)	OF, SF, ZF, AF, PF, CF
ADC	Add with carry	ADC D, S	$(S) + (D) + (CF) \rightarrow (D)$ Carry $\rightarrow (CF)$	OF, SF, ZF, AF, PF, CF
INC	Increment by 1	INC D $(D) + 1 \rightarrow (D)$		OF, SF, ZF, AF, PF
AAA	ASCII adjust for addition	AAA		AF, CF OF, SF, ZF, PF undefined
DAA	Decimal adjust for addition	DAA		SF, ZF, AF, PF, CF, OF, undefined



Allowed operands for ADD and ADC





Allowed operands for INC

EXAMPLE

- Assume that the AX and BX registers contain 1100₁₆ and 0ABC₁₆, respectively. What is the result of executing the instruction ADD AX, BX?
- Solution:
- $(BX)+(AX)=0ABC_{16}+1100_{16}=1BBC_{16}$
- The sum ends up in destination register AX. That is (AX)= $1BBC_{16}$

- Addition Instructions: ADD, ADC, INC, AAA, DAA
 - o ADD AX, BX





• The original contents of AX, BL, word-size memory location SUM, and carry flag (CF) are 123416, AB16, 00CD16, and 016, respectively. Describe the results of executing the following sequence of instruction?

ADD AX, [SUM]
ADC BL, 05H
INC WORD PTR [SUM]

- Solution:
- $(AX) \leftarrow (AX) + (SUM) = 1234_{16} + 00CD_{16} = 1301_{16}$
- (BL) \leftarrow (BL)+imm8+(CF) = AB₁₆ + 5₁₆+0₁₆ = B0₁₆
- (SUM) \leftarrow (SUM)+ $1_{16} = 00CD_{16} + 1_{16} = 00CE_{16}$

• What is the result of executing the following instruction sequence?

ADD AL, BL AAA

- Assuming that AL contains 3216 (ASCII code for 2) and BL contains 3416 (ASCII code 4), and that AH has been cleared
- Solution:
- $(AL) \leftarrow (AL) + (BL) = 32_{16} + 34_{16} = 66_{16}$
- The result after the AAA instruction is $(AL) = 06_{16}$ $(AH) = 00_{16}$ with both AF and CF remain cleared

- Perform a 32-bit binary add operation on the contents of the processor's register.
- Solution:

```
(DX,CX) \leftarrow (DX,CX) + (BX,AX)
```

 $(DX,CX) = FEDCBA98_{16}$

 $(BX,AX) = 01234567_{16}$

MOV DX, OFEDCH

MOV CX, OBA98H

MOV BX, 01234H

MOV AX, 04567H

ADD CX, AX

ADC DX, BX; Add with carry

Arithmetic Instructions

 Subtraction Instructions: SUB, SBB, DEC, AAS, DAS, and NEG

Mnemonic	Meaning	Format	Operation	Flags affected
SUB	Subtract	SUB D,S	$(D) - (S) \rightarrow (D)$ Borrow $\rightarrow (CF)$	OF, SF, ZF, AF, PF, CF
SBB	Subtract with borrow	SBB D,S	$(D) - (S) - (CF) \rightarrow (D)$	OF, SF, ZF, AF, PF, CF
DEC	Decrement by 1	DEC D	$(D)-1\to (D)$	OF, SF, ZF, AF, PF
NEG	Negate	NEG D	$0 - (D) \rightarrow (D)$ $1 \rightarrow (CF)$	OF, SF, ZF, AF, PF, CF
DAS	Decimal adjust for subtraction	DAS		SF, ZF, AF, PF, CF OF undefined
AAS	ASCII adjust for subtraction	AAS	·	AF, CF OF, SF, ZF, PF undefined

Destination	Source
Register	Register
Register	Memory
Memory	Register
Accumulator	Immediate
Register	Immediate
Memory	Immediate

Allowed operands for SUB and SBB instructions Destination
Reg16
Reg8
Memory

Allowed operands for DEC instruction

Destination Register

Memory

Allowed operands for NEG instruction

- Assuming that the contents of register BX and CX are 1234₁₆ and 0123₁₆, respectively, and the carry flag is 0, what is the result of executing the instruction SBB BX, CX?
- Solution:

$$(BX)-(CX)-(CF) \longrightarrow (BX)$$

We get (BX) =
$$1234_{16} - 0123_{16} - 0_{16} = 1111_{16}$$

• the carry flag remains cleared

• Assuming that the register BX contains 003A16, what is the result of executing the following instruction?

NEG BX

Solution:

- (BX) = 0000_{16} -(BX) = 0000_{16} +2'complement of $003A_{16}$ = 0000_{16} +FFC6₁₆ = FFC6₁₆
- Since no carry is generated in this add operation, the carry flag is complemented to give (CF) = 1

- Perform a 32-bit binary subtraction for variable X and Y
- Solution:

MOV	SI,200H	;Initialize pointer for X
MOV	DI,100H	Initialize pointer for Y
MOV	AX,[SI]	Subtract LS words
SUB	AX,[DI]	
MOV	[SI],AX	;Save the LS word of result
MOV	AX,[SI]+2	;Subtract MS words
SBB	AX,[DI]+2	•
MOV	[SI]+2,AX	;Save the MS word of result

Arithmetic Instructions

• Multiplication Instructions: MUL, DIV, IMUL, IDIV, AAM, AAD, CBW, and CWD

Mnemonic	Meaning	Format	Operation	Flags Affected
MUL	Multiply (unsigned)	MULS	$(AL) \cdot (S8) \rightarrow (AX)$ $(AX) \cdot (S16) \rightarrow (DX),(AX)$	OF, CF SF, ZF, AF, PF undefined
DIV	Division (unsigned)	DIV S	(1) Q((AX)/(S8)) → (AL) R((AX)/(S8)) → (AH)	OF, SF, ZF, AF, PF, CF undefined
	· .		(2) Q((DX,AX)/(S16)) → (AX) R((DX,AX)/(S16)) → (DX) If Q is FF ₁₆ in case (1) or FFFF ₁₆ in case (2), then type 0 interrupt occurs	
IMUL	Integer multiply (signed)	IMUL S	$(AL) \cdot (S8) \rightarrow (AX)$ $(AX) \cdot (S16) \rightarrow (DX),(AX)$	OF, CF SF, ZF, AF, PF undefined
IDIV	Integer divide (signed)	IDIV S	(1) $Q((AX)/(S8)) \rightarrow (AL)$ $R((AX)/(S8)) \rightarrow (AH)$	OF, SF, ZF, AF, PF, CF undefined
			(2) Q((DX,AX)/(S16)) → (AX) R((DX,AX)/(S16)) → (DX) If Q is positive and exceeds 7FFF ₁₆ or if Q is negative and becomes less than 8001 ₁₆ , then type 0 interupt occurs	

AA	M	Adjust AL for	AAM	$Q((AL)/10) \rightarrow (AH)$	SF, ZF, PF
		multiplication		$R((AL)/10) \rightarrow (AL)$	OF, AF,CF undefined
AA	VD	Adjust AX for division	AAD	$(AH) \cdot 10 + (AL) \rightarrow (AL)$ $00 \rightarrow (AH)$	SF, ZF, PF OF, AF, CF undefined
CE	BW	Convert byte to word	CBW	(MSB of AL) \rightarrow (All bits of AH)	None
CV	VD	Convert word to double word	CWD	(MSB of AX) \rightarrow (All bits of DX)	None

Source

Reg8

Reg16

Mem8

Mem16

• The 2's-complement signed data contents of AL are -1 and that of CL are -2. What result is produced in AX by executing the following instruction?

MUL CL and IMUL CL

• Solution:

$$(AL) = -1$$
 (as 2's complement) = $111111111_2 = FF_{16}$

$$(CL) = -2 \text{ (as 2's complement)} = 111111110_2 = FE_{16}$$

Executing the MUL instruction gives

$$(AX) = 111111111_2 X 111111110_2 = 11111110100000010_2 = FD02_{16}$$

Executing the IMUL instruction gives

$$(AX) = -1_{16} \times -2_{16} = 2_{16} = 0002_{16}$$



V AL, UA

CBW

CWD

• Solution:

$$(AL) = A1_{16} = 10100001_2$$

Executing the CBW instruction extends the MSB of AL

$$(AH) = 111111111_2 = FF_{16}$$

Executing the CWD instruction, we get

That is,
$$(AX) = FFA1_{16} (DX) = FFFF_{16}$$

Scope of Research

• Design an instruction in such format that can have fast processing speed and easily understand by processor and user.